library verilog;
use verilog.vl_types.all;
entity clock_generator_tb is
end clock_generator_tb;
